• Techical Area:
  • Area di Progetto:
  • Durata:
  • Voto medio:

High level simulation for FPGA Design

Play
Condividi

This video is about an overview of the verification capabilities in the cost-effective ModelSIM HDL simulation solution.

ModelSIM is a simulation environment created by Mentor Graphics, which allows the development and verification of hardware description languages (HDL) such as Verilog, VHDL, and SystemC. Simulation can be performed using the graphical user interface (GUI) or scripts. The ModelSIM family of simulators – born from the union of single kernel simulation technology (SKS) and a debugging environment for Verilog, VDHL and SystemC – is the ideal choice for both ASICs and FPGAs.

Strumento principale

Nessuna recensione di High level simulation for FPGA Design
Lascia la prima recensione

Commenti per High level simulation for FPGA Design

Ancora non ci sono recensioni per High level simulation for FPGA Design
Scroll to top