This video is about an overview of the verification capabilities in the cost-effective ModelSIM HDL simulation solution.

ModelSIM is a simulation environment created by Mentor Graphics, which allows the development and verification of hardware description languages (HDL) such as Verilog, VHDL, and SystemC. Simulation can be performed using the graphical user interface (GUI) or scripts. The ModelSIM family of simulators – born from the union of single kernel simulation technology (SKS) and a debugging environment for Verilog, VDHL and SystemC – is the ideal choice for both ASICs and FPGAs.

Outil principal

• ModelSim

Vidéos similaires

Safety Critical FPGA Design Flow

• HDL & FPGA
• HDL & FPGA

ModelSim and Questa Code Coverage

• HDL & FPGA

Recent Reviews