• Techical Area:
  • Área del proyecto:
  • Duración:
  • Puntuación media:

High level simulation for FPGA design

Play
Compartir

This video is an overview of the cost-effective ModelSim VHDL simulation solution’s verification capabilities.

ModelSim is a simulation environment created by Mentor Graphics, which allows the development and verification of hardware description languages (HDL) such as Verilog, VHDL and SystemC. Simulation can be performed using the graphical user interface (GUI) or scripts. The ModelSim family of simulators – born from the union of single kernel simulation technology (SKS) and a debugging environment for Verilog, VDHL and SystemC – is the ideal choice for both ASICs and FPGAs.

Herramienta principal

No hay opiniones sobre High level simulation for FPGA design
Deja una opinión

Opiniones sobre High level simulation for FPGA design

No hay opiniones sobre High level simulation for FPGA design
Scroll to top